SIEMENS

PCM 2-Channel-Codec SM 61A/S 291, SM 61A/S 291A SM 61B/S 291A

Edition October 1978

Published by Siemens AG, Bereich Bauelemente, Produkt-Information, Balanstraße 73, D-8000 München 80.

For the circuits, descriptions, and tables indicated no responsibility is assumed as far as patents or other rights of third parties are concerned.

Terms of delivery and rights to change design reserved.

For questions on technology, delivery and prices please contact the Offices of Siemens

For questions on technology, delivery and prices please contact the Offices of Siemens Aktiengesellschaft in the Federal Republic of Germany and Berlin (West) or the Siemens Companies and Representatives abroad (see list of Sales Offices).

PCM CODEC SM 61A/S 291

Preliminary specifications

Features

- Two-channel codec as a two-chip system: SM 61A in NMOS-, S 291 in bipolar technology
- Codec for two analogue channels at 8 kHz sampling, or one analogue channel at 16 kHz sampling
- A-companding to CCITT G 711
- PCM interface 2.048 MHz serially
- Digital interfaces TTL-compatible
- Supply voltages: +12 V, +5 V, -5 V
- Temperature-compensated voltage reference on the chip
- Automatic offset-balance of the comparator
- Low power consumption: 125 mW/channel
- Only one frame-synchronous pulse required

The **SIEMENS CODEC**-system SM 61A/S 291 has been designed for the **co**ding and **dec**oding of analogue signals in the speech frequency range, for use in time multiplex systems with pulse code modulation (PCM 30/32). Accuracy and reliability of the codec-functions require a suitable technology without trimming in the fabrication process. This is why SIEMENS uses the appropriate bipolar technology for integrating the codec's analogue functions (circuit S 291) and the NMOS technology for realization of its control logic and digital functions (circuit SM 61A). Designing the codec for two channels reduces the device count to one IC per channel.

The NMOS IC comprises the input- and output-sampling circuits, the D/A converter, the PCM-converter-register and the timing control. The bipolar IC contains the reference-current generator, the current-voltage-converter, the comparator and two additional operational amplifiers.

Main applications

Transmission systems:


- PCM 30/32-system at 2.048 Mbits
- Switching systems:
- Digital subscriber circuit
- Single-stage concentrator (32 switched channels)
- Single-stage switching matrix for PABX and PAX telephone systems (32 switched channels)

General signal processing:

speech digitalization


Pin assignment

NMOS Circuit SM 61A



Pin No	Name	Function
1	V _{ss}	Supply voltage –5 V $\pm 5\%$ Power consumption relative to digital ground 11 mW
2	TEM	Connection for the hold-capacitor (3.3 nF). Mutual connection of the two input sample circuits (mid-point); alternately, the sample values of analogue channels 1 and 2 and the positive input of the comparator are connected to this point
3	TE1	Input sample and hold for analogue channel 1 = input for the analogue signal of channel 1 to be digitized; sample time 4 μs .
4	TE2	As above, channel 2
5	KE	Input of comparator decision, to be utilized by the converter-register (successive approximation)
6	VA	Polarity of the analogue sample, to be utilized by the reference current generator
7	ANA	Automatic zero balance, compensates the comparator offset down to 0.2 mV
8	IE	Reference-current input to the D/A converter, polarity switched by VA
9	IA	Weighting current of D/A conversion, for utilization by the current/voltage converter
10	OA	Analogue ground, reference for all analogue signals
11	TA1	Output sampling circuit for analogue channel 1 = output of the decoded value for analogue channel 1; PAM signal 4 μs ; connection for a hold-capacitor of 2.2 nF used for generating a staircase function

Pin No	Name	Function
12	TAM	Mutual connection of the two output-sample-circuits (mid-point). At this point the output of the current/voltage converter is to be connected, i.e. the decoded analogue value is applied here and sampled for channels 1 and 2
13	TA2	Output sample circuit for analogue channel 2 = output of the decoded value for analogue channel 2; connection for a hold-capacitor of 2.2 nF
14	$V_{ m GG}$	Supply voltage +12 V \pm 5% Power consumption relative to digital ground 125 mW
15	$V_{ extsf{DD}}$	Supply voltage +5 V \pm 5% Power consumption relative to digital ground 50 mW
16	SYE	Input for the synchronizing pulse which controls the converter. Duration at least one period of the 2.048 MHz clock. Negative going edge synchronous with start of channel.
17	Т	2.048 MHz clock = frequency of bit sequence; Pulse/pause ratio 1:1
18	EE1	O-sensitive input for the receive pulse of analogue channel 1. Duration of pulse is 8 clock periods of the 2.048 MHz clock, at a channel pattern
19	EE2	As above, channel 2
20	PCME	Reception of arriving PCM information in nini-code (even numbered bits inverted), serially at 2.048 MHz. Channel allocation determined by receive control pulse. EE1 or EE2, or SYE respectively in the case of short-way operation. Tristate function.
21	PCMA	Output of the PCM-information in nini-code, serially at 2.048 MHz; bit sequence in the order of decreasing significance. Channel allocation determined by send control pulse SE1 or SE2, or SYE respectively in the case of short-way operation. Tristate function.
22	SE1	O-sensitive input for the send-pulse of analogue channel 1. Duration of pulse is 8 clock periods of the 2.048 MHz clock, at a channel pattern of ≜ 8 bit PCM. Function: Transfer of the PCMword, in the order of decreasing significance, from the intermediate register to PCMA.
23	SE2	As above, channel 2
24	O _D	Digital ground, reference for all digital signals



Pin No	Name	Function				
1	WNE1	Inverting input of the OP1				
2	WPE1	Non-inverting input of the OP1 Use: Matching of				
3	WK1	Compensation of the OP1 analogue channel 2				
4	WA1	Output of the OP1				
5	IA2	Output of the reference current generator for utilization				
		by the D/A-converter				
6	IA1	Output of the reference current generator, IA1 = -IA2				
7	IK	Compensation of the reference current generator				
8	WNE2	Inverting input of the OP2				
9	WPE2	Non-inverting input of the OP2 Use: Matching of				
10	WK2	Compensation of the OP2 analogue channel 1				
11	WA2	Output of the OP2				
12	- V s	Supply voltage –5 V \pm 5%. Power consumption relative to ground 25 mW				
13	WA3	Output of the OP3				
14	WK3	Compensation of the OP3 Use as current/ voltage converter for				
15	WPE3	Non-inverting input of the OP3 weighting – current				
16	WNE3	Inverting input of the OP3				

Pin No	Name	Function
17	URA	Output of the reference voltage, URA = 1.25 V temperature-compensated
18	URE	Input of the reference current generator. Resistor between URA and URE determines the reference-current
19	Os	Ground Reference for all signals
20	VE	Input of sign information (TTL-compatible), at H-level: IA1 >0 at L-level: IA1 <0
21	KA	Output of comparator decision
22	KNE	Inverting input of the comparator
23	KPE	Non-inverting input of the comparator
24	+ <i>V</i> _S	Supply voltage +5 V \pm 5% Power consumption relative to ground 25 mW

Maximum ratings:

NMOS circuit SM 61A

Supply voltage		±20	V
(relative to $V_{\rm SS}$)			
Functional range		$V_{\text{nominal}} \pm 10\%$	V
Ambient temperature	\mathcal{T}_{amb}	-25 to +75	°C
Storage temperature	$T_{\rm s}$	-60 to +150	°C
Total power dissipation	P_{tot}	300	mW

Bipolar circuit S 291

Supply voltage	V_{S}	± 10	V
Output current	I_{WA}	± 30	mA
Input difference voltage	V_{WDE}	± 8	V
Input voltage for OP's and comparator		± 10	V
for sign		\pm 4 to \pm 10	V
Functional range		\pm 4 to \pm 10	V
Ambient temperature in operation	T_{amb}	–25 to +75	°C
Junction temperature	\mathcal{T}_{i}	125	°C
Heat resistance	SU	120	K/W
Total power dissipation	$P_{ m tot}$	600	mW
Storage temperature	T_{s}	-60 to +150	∘C

Operating characteristics ($V_{\rm SS}=-V_{\rm S}=-5$ V, $V_{\rm DD}=+$ $V_{\rm S}=+5$ V, $V_{\rm GG}=+12$ V, $T_{\rm amb}=25\,{\rm ^{\circ}C}$)

NMOS circuit SM 61A

Analogue value range	± 2.5	max.	V
Input level	TTL compatib	le	
Output level	1 TTL load	200	рF
Input and output capacitance	10	max.	pF
Lowest step-increment	1.2		m۷
Auto-zero	0.4	max.	mV
Output delay	100		ns
Input hold time	100		ns
Time difference between T and SYE	± 50		ns
Resistance of sampling switch	<200 Ω;	>20 MΩ	
Cross talk attenuation	80		dB


Bipolar circuit S 291


Reference current generator		min	typ	max	unit
Reference voltage Temp. coeff. of $V_{\rm RA}$ Input offset voltage Impedance of the reference current outputs	$egin{array}{l} V_{ ext{RA}} \ V_{ ext{RA}} \ V_{ ext{ZE}} \ R_{ ext{IA}1} \ R_{ ext{IA}2} \end{array}$	1.2	1.25 10 10	1.3 300 ± 5	V ppm K^{-1} m V $M\Omega$
Signs: Input current (V _{VE} = 0) H-input voltage L-input voltage	$-I_{ m VE} \ oldsymbol{V_{ m VEH}} \ oldsymbol{V_{ m VEH}}$	2	3	10	μ Α V

Comparator		min	typ	max	unit
Input current	I_{KE}		10	50	nA
Input null voltage	V_{KE}			± 5	mV
H-output current	I_{KAH}	200			μΑ
L-output current	I_{KAL}			10	mA
H-output voltage	V_{KAH}	4			V
L-output voltage	V_{KAL}			-4	V
Hysteresis	$oldsymbol{V}_{KEHY}$		0.25	0.4	mV
Voltage gain	\mathcal{A}_{\lor}		100		dB
Delay time	t_{PLH}		0.8		μS
Input synchronism range		± 3	1		V
Operational amplifier					
Input null voltage	$V_{\sf weos}$			± 5	mV
Input current	I_{WE}		10	30	nA
Input null current	I_{WEOS}			10	nA
Modulation range ($R_1 = 150 \Omega$)	V_{WA}	-2.5		2.5	V
Input synchronism range	V_{WEG}	-2.5		2.5	V
Voltage gain	A_{\vee}		75		dB
Transition of output voltage	t_{r}		0.5		μS
1% faults, inverter with $A_V = 0$ dB,					1 '
voltage change $V_E = 20 \text{ mV}$)					
Rising edge	dV_{WA}/dt		2		V/μs

Code SM 61A / 291 system

Signal-noise ratio	S/N	2 dB above tolerance -scheme according to figure 1	dB
Level dependence of rest attenuation		Within limits of tolerance- scheme according to figure 2	dB
Frequency dependence of rest attenuation		Within limits of tolerance- scheme according to figure 3	dB
Quiescent noise		>-65	dB mO
Cross talk		>-65	dB mO
Clock frequency		2.048	MHz
Power consumption		250	mW





Channel Quiscent Noise - 70.9 dB mO Figure 1: Signal/Noise ratio according to CCITT




Figure 2: Level-dependence of the rest-attenuation




Figure 3: Frequency-dependence of rest-attenuation

Description of function

General:

In Pulse Code Modulation transmission systems, the low frequency band-limited voice signal mixture is sampled at 8 kHz and converted to an 8-bit PCM code, corresponding to 256 quantification steps. Consequently the coding and decoding of two channels are performed within one clock period of 1/8 kHz = 125 μs in the Siemens codec. The time multiplex system PCM 30/32 specified by CCITT, using a bitrate of 2.048 Mbit/s, therefore permits time-multiplexing of 30 telephone- and 2 control channels.

CCITT (G. 711) has specified a 13-segment companding characteristic for the analogue value and PCM-code correlation (A-companding), which the Siemens 2-channel codec conforms to (fig. 4). Accordingly, the first bit is determined by the polarity of the signal. Bits 2, 3 and 4 indicate, in which of the eight sections of the characteristic the signal is located. Finally, the last four bits (bit 5 . . . 8) define one of the 16 intervals of the relevant section of the sample value. Because the four sections around the zeropoint have the same rate of increment and consequently the same resolution (segment 7), there are 13 segments in the total characteristic with rates of increment in the ratio 2:1, yielding for small signal amplitudes a correspondingly higher resolution than for large amplitudes.

External connections:

Figure 5 shows the external connections of the two circuits with the evaluation board now offered by Siemens, and which will serve as a basis for the following discussion of the codec functions.




Figure 4: Segment-compander characteristic





Figure 5: Connections of PCM 2 - channel Codec (Evaluation - board and Filter)

Connector assignment of the evaluation board

Connectors 5 and 29 (+5 V), as well as 6 and 27 (+5 V), to be connected on the receptacle.

Make low-resistance connection of 0 V analogue with 0 V digital on the receptacle and with 0 V on the power supply.



Side for component parts




Figure 6

Decoding:

The 8-bit word received by the PCM 30/32-system through input PCME of the SM 61A is digitally expanded to 13-bit word width and applied to the D/A converter. The sumweighting-current at IA is put into the current/voltage converter of the bipolar circuit. The output voltage of this converter is connected to TAM, the input of the sample and hold portion. The resulting analogue voltage of the relevant channel is stored by the 2.2 nF capacitors at TA 1 or TA 2, respectively. Through the two OPs in the S 291 and the external low-pass filters it is assigned to the analogue output channels.

Coding:

The analogue audio signals of channels 1 and 2 are bandlimited by the input LP-filters and alternately applied to the positive input of the comparator through the input sample circuits (see timing diagram). The mutual 3.3 nF hold capacitor of the two channels is connected to output TEM of the sample circuit. For determining the sign of the sample value, the word 00000000 is generated in the converter register and put out as the analogue value zero. Consequently the weighting current IA = 0, and through the current/voltage converter the voltage at the negative comparator input is zero as well.

This way the comparator makes a decision about the sign and sets VA (sign output SM 61A) which is connected to VE (sign input S 291). Depending on VE the reference current is directed from IA2 (S 291) to IE (SM 61A). Following, the next bit = 1 is set, the new 8-bit PCM word is converted to 12 bit, the corresponding weighting current is directed to the current/voltage converter and the voltage proportional to the weighting current is compared with the sample value. The comparator decision determines, whether the bit concerned is maintained (if $V_{\text{sample}} \ge V_{\text{weight}}$) or made zero. This process of approximation proceeds in steps up to the last bit, until the best approximation possible has been achieved. The final 8-bit word representing the sample value can be pushed out in the order of decreasing significance via PCM-A. In this process every second bit is inverted.

Timing

All control pulses are positioned inside a word-width within the channel pattern (\triangleq 8 bit PCM), synchronously with the pulse edge of the 2.048 MHz clock. For the synchronizing pulse $\overline{\text{SYE}}$, with a synchronous negative going edge, in principle the duration of one clock period would be sufficient. Its length is not restricted, however.




Figure 7: Timing




Figure 8: Codec in short-way operation

Decoupling in timing from the multiplex circuit. In this mode of operation, the send- and receive-pulses for an analogue channel have the same channel position. In principle the channel position of the synchronous pulse $\overline{\text{SYE}}$ may be chosen freely.




Figure 9: Codec with decoupling in timing from the multiplex circuit

However, differences in the propagation delay of a PCM-word will occur, depending on the choice of channel position of the \overline{SYE} . As an example, assume that $\overline{SYE} = \overline{SEI} = \overline{EE1} = KO$ in the channel pattern and $\overline{SE2} = \overline{EE2} = K16$. Then a PCM-word accepted from the receive-circuit of the multiplex system during the time interval KO will be transferred into the converter register and decoded 125 μs later, with the next synchronizing pulse during time interval KO (figure 7 refers). An equivalent situation exists for the PCM word accepted during time interval K 16 as well as for the PCM-words to be transmitted. However, if $\overline{SE1} = \overline{EE1} = KO$, $\overline{SE2} = \overline{EE2} = K$ 16 and $\overline{SYE} = K1$, the PCM-word received during KO is transferred into the converter register during interval K1, and the PCM-word receiving during K 16 is transferred during interval K 17. The same is true, correspondingly, for the PCM-words to be applied to any constellation of channel coordination wanted; they lead to the

Muldem-control for minimum propagation delay

In the case of an arrangement with mutual synchronizing pulse \overline{SYE} for all 16 codec, e.g. channel KO, channels KO and K 16 would be consequently specified as codectransfer-channels UE1 = KO and UE2 = K 16. (figure 17 refers). A control requirement is the condition that channel UE1 is assigned to an A2-participant ($\overline{SE2} = \overline{EE2}$) and channel UE2 to an A1-participant ($\overline{SE1} = \overline{EE1}$).

A muldem PC-board "PC" with n codes constitutes 2n channels of the multiplex system. If the control of the PC is done in such a way that the 2n control pulses ($\overline{SE} = \overline{EE}$) of the PC are uniformly distributed throughout the timing frame (fig. 10), the above stated requirement will be satisfied if for all PC (number 32/2n) the A2-connections of the codecs are uniformly used for channels 0 . . . 15 and the A1-connections for channels 16 . . . 31.




Figure 10: Participant/channel correlation for minimum PCM propagation delay, with uniform channel distribution and mutual synchronizing pulse.

In the case of a block-assignment of the multiplex channels per PC, i.e. immediately adjacent (figure 11), the distribution of connections for each PC must start with an A2-connection (remaining distribution optional), if also $\overline{SYE} = KO$ is provided. Thereby, for uniform PC, an A2-connection is also obtained with channel 16, and here a second synchronizing pulse $\overline{SYE} = KO$ is required. With two synchronizing pulses the following division appears advantageous: Codecs in the first half of the multiplexing frame get $\overline{SYE} = KO$ and the codecs in the second half $\overline{SYE} = K$ 16.




Figure 11: Participant/channel correlation for minimum PCM propagation delay, with blockwise channel distribution

A uniform synchronous pulse per PC or muldem offers the advantage of a better controllability of all converters operating synchronously; however, a second synchronous pulse in addition to the control pulses is required, and problems with the voltage supply (voltage drops, coupling) may occur. An alternate solution would be a distributed synchronization, involving the control pulses (figure 12).

The rule to be applied is simple:

$$\overline{SFY} = \overline{SE2} = \overline{EE2}$$

Hence, the synchronizing pulse is identical to the control pulse for the A2-participant and may be connected directly at the chip. All codecs will then operate with converter timings offset by two channels, with respect to each other.




Figure 12: Participant/channel correlation for minimum PCM propagation delay, in the case of distributed synchronization.

Switching operation

In this mode of operation the transmitting and receiving line are identical for each multiplex system. Contrary to the modes of operation discussed so far, no coupling-matrix is required (establishing connection: Transmitting line participant X, receiving line participant Y; offset in timing transmitting channel participant X, receiving channel participant Y) to enable conversation of participants whose codecs are connected to the same transmitting and receiving lines.




Figure 13: Switching operation

SM 61A1/S291A-System

PIN-Description: changes to SM 61A/S291-System

SM 61A:

ANKA: Autozero for comparator

ANWA: Autozero for current/voltage-converter

Power down mode ($P_v < 5 \text{ mW}$), if $\overline{\text{EE1}} = \overline{\text{EE2}} = \text{H-Level}$

S 291A:


PDE: Power down enable (TTL-compatible)

L-Level: power down mode ($P_v < 1 \text{ mW}$)

NC: Not connected

Additional features:

Operational amplifiers internally compensated; input and output of comparator decoupled by NC-pins; power down mode of both chips, down to <10 mW autozero of comparator and current/voltage converter, i.e. no trimming necessary.



SM61B/S291A-System

Pin-Description: changes of SM61B to SM61A

PDE: Power Down Enable (P_v <5 mW) KOE: switching from A-Law to μ -Law

Additional features:

First A-Law/ μ -Law CODEC (switchable); power down mode to <10 mW; P_v <150 mW \leq 75 mW/channel in active mode;

suppression of social crosstalk; exchange register external for high system flexibility

